• @[email protected]
      link
      fedilink
      English
      111 months ago

      I mean if the FPGA is done an asic would be doable, but someone would need to REALLY want to do it.